Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

****

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .004 x .004”**

**Backside Potential: COLLECTOR**

**Mask Ref: G48**

**APPROVED BY: DK DIE SIZE .015” X .020” DATE: 9/23/21**

**MFG: ZETEX THICKNESS .003” P/N: BFS17**

**DG 10.1.2**

#### Rev B, 7/1